[−][src]Enum lpc55s6x_pac::syscon::traceclkdiv::REQFLAGR
Possible values of the field REQFLAG
Variants
STABLE
Divider clock is stable.
ONGOING
Clock frequency is not stable.
Methods
impl REQFLAGR
[src][−]
pub fn bit_is_clear(&self) -> bool
[src][−]
Returns true
if the bit is clear (0)
pub fn bit_is_set(&self) -> bool
[src][−]
Returns true
if the bit is set (1)
pub fn bit(&self) -> bool
[src][−]
Value of the field as raw bits
pub fn is_stable(&self) -> bool
[src][−]
Checks if the value of the field is STABLE
pub fn is_ongoing(&self) -> bool
[src][−]
Checks if the value of the field is ONGOING
Trait Implementations
impl PartialEq<REQFLAGR> for REQFLAGR
[src][+]
impl Copy for REQFLAGR
[src]
impl Debug for REQFLAGR
[src][+]
impl Clone for REQFLAGR
[src][+]
Auto Trait Implementations
Blanket Implementations
impl<T> From<T> for T
[src][+]
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src][+]
U: Into<T>,
impl<T, U> Into<U> for T where
U: From<T>,
[src][+]
U: From<T>,
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src][+]
U: TryFrom<T>,
impl<T> Borrow<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> Any for T where
T: 'static + ?Sized,
[src][+]
T: 'static + ?Sized,
impl<T> Same<T> for T
[src]
type Output = T
Should always be Self