[][src]Enum lpc55s6x_pac::spi0::fifointenset::RXLVLW

pub enum RXLVLW {
    DISABLED,
    ENABLED,
}
[]

Values that can be written to the field RXLVL

Variants

DISABLED
[]

No interrupt will be generated based on the RX FIFO level.

ENABLED
[]

If RXLVLENA in the FIFOTRIG register = 1, an interrupt will be generated when the when the RX FIFO level increases to the level specified by RXLVL in the FIFOTRIG register.

Auto Trait Implementations

impl Send for RXLVLW

impl Sync for RXLVLW

Blanket Implementations

impl<T> From<T> for T[src][+]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, 
[src][+]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> Into<U> for T where
    U: From<T>, 
[src][+]

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, 
[src][+]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.

impl<T> Borrow<T> for T where
    T: ?Sized
[src][+]

impl<T> BorrowMut<T> for T where
    T: ?Sized
[src][+]

impl<T> Any for T where
    T: 'static + ?Sized
[src][+]

impl<T> Same<T> for T[src]

type Output = T

Should always be Self