[−][src]Enum lpc55s6x_pac::spi0::cfg::CPOLR
Possible values of the field CPOL
Variants
LOW
Low. The rest state of the clock (between transfers) is low.
HIGH
High. The rest state of the clock (between transfers) is high.
Methods
impl CPOLR
[src][−]
pub fn bit_is_clear(&self) -> bool
[src][−]
Returns true
if the bit is clear (0)
pub fn bit_is_set(&self) -> bool
[src][−]
Returns true
if the bit is set (1)
pub fn bit(&self) -> bool
[src][−]
Value of the field as raw bits
pub fn is_low(&self) -> bool
[src][−]
Checks if the value of the field is LOW
pub fn is_high(&self) -> bool
[src][−]
Checks if the value of the field is HIGH
Trait Implementations
impl PartialEq<CPOLR> for CPOLR
[src][+]
impl Copy for CPOLR
[src]
impl Debug for CPOLR
[src][+]
impl Clone for CPOLR
[src][+]
Auto Trait Implementations
Blanket Implementations
impl<T> From<T> for T
[src][+]
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src][+]
U: Into<T>,
impl<T, U> Into<U> for T where
U: From<T>,
[src][+]
U: From<T>,
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src][+]
U: TryFrom<T>,
impl<T> Borrow<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> Any for T where
T: 'static + ?Sized,
[src][+]
T: 'static + ?Sized,
impl<T> Same<T> for T
[src]
type Output = T
Should always be Self